



TSM12

12-CH Auto Sensitivity Calibration Capacitive Touch Sensor

SPECIFICATION VER. 2.3

General

The TSM12 is 12-Channel capacitive sensor with auto sensitivity calibration. And the supply voltage range is from 1.8 to 5.0V.

The TSM12 has the IDLE mode to save the consumption. And the current consumption is 10 uA.


The TSM12 offers special functions. One is an embedded power key function on channel 1 for mobile phone application. The other is the sync function for multi chip application.

The result of touch sensing can be checked by the I²C serial interface. And touch intensity can be detectable within 3 steps (Low, Middle and High).

Feature

- 12-Channel capacitive sensor with auto sensitivity calibration
- Selectable output operation (single mode / multimode)
- Independently adjustable in 8 step sensitivity
- Adjustable internal frequency with external resister
- Adjustable response time and interrupt level by the control registers
- I2C serial interface
- Embedded high frequency noise elimination circuit
- Typical current consumption xxx 60 uA (@3.0V)
- Sleep mode current consumption 10 uA (@3.0V)
- RoHS compliant 32MLF package

Block Diagram



Application

- Mobile application (mobile phone / PDA / PMP etc)
- Membrane switch replacement
- Sealed control panels, keypads
- Door key-lock matrix application
- Touch screen replacement application

Ordering Information

Part No.	Package
TSM12	32 MLF





Revision History

Rev.	Description of change	Date	Originator	
1.0	First creation	06. 11. 15.	BM KIM	
1.1	Revision Flow chart, Appending 'Wait 100ms'	09.06.04.	SB CHEONG	
1.2	Revision Unused CS pin -> Connect with GND	10.02.10.	KD PARK	
	Appending MLF Package			
1.3	Appending MLF Package Dimension	10.02.10.	KD PARK	
	Appending MLF Package marking specification			
1.4	AD Logo Changed	12.09.18.	KD PARK	
1.7	Marking Description of TSM12(32 QFN), Changed	12.07.10.	KDTAKK	
	Change process from Magna to CSMC			
2.0	Current Spec. & ESD Value are changed	16.01.15.	KK BYUN	
2.0	IC Marking is changed from TSM12 to TSM12 and from TSM12M	10.01.13.	KK D I OIV	
	to TSM12MC			
2.1	Change operation voltage	16.03.30.	KK BYUN	
2.1	Exclude QFN type package.	10.03.30.	INIC D I CIV	
	Revise the spec. format			
	Add the general features page, Ordering Information			
2.2	Revise the sensitivity explanation: Thickness -> Percent	16. 10. 20.	KD PARK	
	Revise the explanation of the "First Touch Control" register			
	: Time-> Period			
	Revise the reset value of the "Ch_hold1, Ch_hold2" Registers			
2.3	: Ch1 = '1' -> '0'	18. 05. 16.	KD PARK	
	: Ch2~Ch12 = '0' -> '1'			






Content General 2 Pin Configuration5 Pin Description6 Pin Map (32 MLF package)......7 3 Absolute Maximum Rating8 4.1 ESD Characteristics 8 4.2 5 Electrical Characteristics 9 6.1 6.2 6.3 P_CDEG2, P_CDEG1, P_CDEG0 implementation......13 6.4 6.5 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 TSM12 control register list......21 8.1 Details 22 8.2 Application Example in clean power environment27 10.1 10.2 10.3Example – Power Line Split Strategy PCB Layout......29 MECHANICAL DRAWING30 Mechanical Drawing of TSM12M (32 MLF)......30 11.1 12 MARKING DESCRIPTION31 Marking Description of TSM12M (32 MLF)......31





Pin Configuration



* Drawings not to scale

2 Pin Description

VDD, VSS

Supply voltage and ground pin.

CS1 ~ CS12

Capacitive sensor input pins.

T.CAP

Internal LDO output port.

OUT1

Parallel output port of CS1. The structure of these parallel output port is open drain NMOS for active low output level operation.

SCL, SDA

SCL is I²C clock input pin and SDA is I²C data input-output pin.

INT

Touch sensing interrupt output pin.

RBIAS

Internal bias adjust input.

SRBIAS

Internal bias adjust input for the IDLE mode.

IRBIAS

Internal bias adjust input for the I2C Clock oscillator.

RST

System reset input.

I2C EN

I2C Enable input. The I2C block is enabled when I2C EN pin goes low.

ID SEL

I2C address selection input.

P_CDEG0, P_CDEG1, P_CDEG2

The sensitivity selection input for the CS1 channel.

ISYNC/OPT

The output mode selection input and sync pulse input/output for the sync operation.





2.1 Pin Map (32 MLF package)

Pin Number	Name	I/O	Description	Protection
1	RBIAS	Analog Input	Internal bias adjust input	VDD/GND
2	SRBIAS	Analog Input	IDLE Mode Internal bias adjust input	VDD/GND
3	CS5	Analog Input	Capacitive sensor input 5	VDD/GND
4	CS6	Analog Input	Capacitive sensor input 6	VDD/GND
5	CS7	Analog Input	Capacitive sensor input 7	VDD/GND
6	CS8	Analog Input	Capacitive sensor input 8	VDD/GND
7	CS9	Analog Input	Capacitive sensor input 9	VDD/GND
8	N.C.	-	No Connection	-
9	CS10	Analog Input	Capacitive sensor input 10	VDD/GND
10	VDD	Digital Input	-	VDD/GND
11	CS11	Analog Input	Capacitive sensor input 11	VDD/GND
12	CS12	Analog Input	Capacitive sensor input 12	VDD/GND
13	VSS	Ground	Supply ground	VDD
14	NC	-	No Connection	-
15	IRBIAS	Analog Input	Internal I2C clock frequency adjust input	VDD/GND
16	RST	Digital Input	System reset (High reset)	VDD/GND
17	OUT1	Digital Output	CS1 output (Open drain)	VDD/GND
18	SCL	Digital Input	I2C clock input	VDD/GND
19	SDA	Digital Input/Output	I2C data (Open drain)	VDD/GND
20	INT	Digital Output	Interrupt output (Open drain)	VDD/GND
21	I2C_EN	Digital Input	I2C enable(Low enable)	VDD/GND
22	ID_SEL	Digital Input	I2C address selection	VDD/GND
23	P_CDEG0	Digital Input	CS1 sensitivity selection bit0	VDD/GND
24	P_CDEG1	Digital Input	CS1 sensitivity selection bit1	VDD/GND
25	P_CDEG2	Digital Input	CS1 sensitivity selection bit2	VDD/GND
26	VSS	Digital Input	-	VDD/GND
27	SYNC/OPT	Digital Input/Output	Output mode selection (Single Output / Multi Output Note 1) Sync pulse input /output	VDD/GND
28	VDD	Power	Power (1.9V~5.0V)	GND
29	CS1	Analog Input	Capacitive sensor input 1	VDD/GND
30	CS2	Analog Input	Capacitive sensor input 2	VDD/GND
31	CS3	Analog Input	Capacitive sensor input 3	VDD/GND
32	CS4	Analog Input	Capacitive sensor input 4	VDD/GND



3 Absolute Maximum Rating

Battery supply voltage5.0VMaximum voltage on any pinVDD+0.3Maximum current on any PAD100mAPower Dissipation800mWStorage Temperature $-50 \sim 150 ^{\circ}C$ Operating Temperature $-20 \sim 75 ^{\circ}C$ Junction Temperature $150 ^{\circ}C$

Note: Unless any other command is noted, all above are operated in normal temperature.

4 ESD & Latch-up Characteristics

4.1 ESD Characteristics

Mode	Polarity	Max	Reference
		8000V	VDD
H.B.M	Pos / Neg	8000V	VSS
		8000V	P to P
		400V	VDD
M.M	Pos / Neg	400V	VSS
		400V	P to P
C.D.M	-	800V	DIRECT

4.2 Latch-up Characteristics

Mode	Polarity	Max	Reference
I Toot	Positive	200mA	25mA
I Test	Negative	-200mA	ZSIIIA
V supply over 5.0V	Positive	8.25V	1.0V





5 Electrical Characteristics

 $^{\bullet}$ V_{DD}=3.3V, Typical system frequency (Unless otherwise noted), T_A = 25 °C

Characteristics	Symbol	Test Condition	Min	Тур	Max	Units
Operating voltage	$V_{ m DD}$		1.8	3.3	5.0	V
		$V_{DD} = 3.3 V R_B = 510 k R_S B = 0$	-	65		
	I_{DD}	$V_{DD} = 5.0 V R_B = 510 k R_S B = 0$	-	136		uA
	1DD	Non-Sensing V_{DD} = 3.3V R_B =510k R_SB =6M	-	6	-	uA
Current consumption ¹		time V_{DD} = 5.0V R_B =510k R_SB =6M	-	15	-	
		V_{DD} = 3.3V R_B =510k R_{I2C} =20k	-	0.67	-	mA
	I_{DD_I2C}	$V_{DD} = 5.0 \text{V R}_{B} = 510 \text{k R}_{12C} = 30 \text{k}$	-	1.1	-	1111 1
		IDD_I2C Disable	-	-	1	uA
Output maximum sink current	I_{OUT}	T _A = 25 °C	-	-	4.0	mA
Sense input capacitance range ²	C_{s}		-	10	100	pF
Sense input resistance range	R_S		-	200	1000	Ω
Minimum detective capacitance difference	ΔC	$Cs = 10pF, C_{DEG} = 200pF$ (I2C default sensitivity select)	0.2	-	-	рF
Output impedance	Zo	$\Delta C > 0.2 pF$, $Cs = 10 pF$, (I2C default sensitivity select)	-	12	-	Ω
(open drain)		$\Delta C < 0.2 \text{pF}, Cs = 10 \text{pF},$ (I2C default sensitivity select)	-	30M	-	22
Self calibration time after	T_{CAL}	$V_{\rm DD} = 3.3 V R_{\rm B} = 510 k$	-	100	-	
system reset		$V_{DD} = 5.0 V R_B = 510 k$	-	80	-	ms
Recommended bias	R_{B}	$V_{DD} = 3.3V$	200	510	820	ΚΩ
resistance range ³		$V_{DD} = 5.0V$	330	620	1200	K22
Maximum bias capacitance	C_{B_MAX}		-	820	1000	pF
Recommended sync resistance range	R _{SYNC}	_	1	2	20	ΜΩ

 $^{^{3}\,}$ The lower R_{B} is recommended in noisy condition.



¹ In case of SCL frequency is 500kHz.


 $^{^{2}\,}$ The sensitivity can be increased with lower C_{S} value.

The recommended value of C_S is 10pF when using 3T PC(Poly Carbonate) cover and 10 mm x 7 mm touch pattern.




6 TSM12 Implementation

6.1 RBIAS & SRBIAS implementation



The RBIAS is connecting to the resistor to decide the oscillator and internal bias current. The sensing frequency, internal clock frequency and current consumption are therefore able to be adjusted with R_B . A voltage ripple on RBIAS can make critical internal error, so C_B is connected to the VDD (not GND) is recommended. (The typical value of C_B is 820pF and the maximum Value is 1nF.)


The R_{SB} should be connected as above figure when the TSM12 operates in IDLE Mode to save the current consumption. In this case, the consumption depends on the sum of the serial resistors and the response time might be longer.



The current consumption curve of TSM12 is represented in accordance with R_B value as above. The lower R_B requires more current consumption but it is recommended in noisy application. For example, refrigerator, air conditioner and so on.




6.2 CS implementation



The TSM12 has basically eight steps sensitivity, which is available to control with internal register by I2C interface. The parallel capacitor C_{S1} is added to CS1 and C_{S12} to CS12 to adjust sensitivity. The sensitivity will be increased when smaller value of C_S is used. (Refer to the below Sensitivity Example Figure) It could be useful in case detail sensitivity mediation is required. The internal touch decision process of each channel is separated from each other. The twelve channel touch key board application can therefore be designed by using only one TSM12 without coupling problem. The R_S is serial connection resistor to avoid mal-function from external surge and ESD. (It might be optional.) From 200 Ω to $1k\Omega$ is recommended for R_S . The size and shape of PAD might have influence on the sensitivity. The sensitivity will be optimal when the size of PAD is approximately an half of the first knuckle (it's about $10 \text{ mm} \times 7 \text{ mm}$). The connection line of CS1 \sim CS12 to touch PAD is recommended to be routed as short as possible to prevent from abnormal touch detect caused by connection line. The unused CS pin must be connected with the ground to prevent the unpredictable malfunction that occurred in the floating CS pin.






Sensitivity example figure with default sensitivity selection

6.3 SYNC/OPT implementation

6.3.1 Output Mode Option

This pin will be assigned for the output mode option selection. It will decide that TSM12 is working on single or multi touch detection mode. It should be implemented as below for these.








6.3.2 Multi Chip Application

Over two TSM12 can work on the one application at the same time thanks to SYNC function with this pin. The SYNC pulse prevents over two sensing signal from interfering with each other. R_{SYNC} is pull-down resistor of SYNC/OPT pin. Too big value of R_{SYNC} makes the SYNC pulse falling delay, and too small value of R_{SYNC} makes rising delay. Typical value of R_{SYNC} is $2M\Omega$. The Sync pin should be implemented as below. The TSM12 can also be used with the other TSxx series by employing this SYNC function. The TSM12 could only operate on multi output mode in this configuration.



6.4 P_CDEG2, P_CDEG1, P_CDEG0 implementation

The P_CDEGO, 1 and 2 are only for the CS1 to control the sensitivity. The sensitivity of channel 1 will be controlled by the register (refer to the "sensitivity control register" chapter) same as the other channel if the P_CDEG(2:0) value is 011. But it should be fixed as following table if the P_CDEG(2:0) value is not 011.

The sensitivity table of channel 1

P_CDEG(2:0)	Sensiti	Sensitivity of Channel 1 ($@$ Cs = 0pF)						
P_CDEG(2:0)	Low	Middle	High					
011	Respect the regis	ster value (refer to the I2C i	register description)					
000	0.35%	0.50%	0.65%					
001	0.50%	0.70%	0.90%					
010	0.60%	0.90%	1.20%					
100	1.05%	1.50%	2.00%					
101	1.40%	2.05%	2.65%					
110	1.80%	2.55%	3.30%					
111	2.45%	3.55%	4.65%					

Note 1: The unit T represents the thickness (mm) of a panel in case of poly-carbonate.

Note 2: The above table data is compatible with a pad size that is approximately an half of the first knuckle. (it's about 10 mm x 7 mm)


The channel 1 provides the output with two ways whether the I2C or the out1 (pin17) directly.






6.5 RESET implementation

TSM12 has internal data latches, so initial state of these latches must be reset by external reset pulse before normal operation starts. The reset pulse can be controlled by host MCU directly or other reset device. If not, the circuit should be composed as below figure. The reset pulse must have high pulse duration about a few msec to cover power VDD rising time. The recommended value of R_{RST} and C_{RST} are 330K Ω and 100nF.



Recommended reset circuits 1

The better performance is warranted with below reset circuit. The Q1 is turned on and makes reset pulse when power is on and VDD is raised to operating voltage. After a few msec (duration time is determined by R7, R8, C5), Q1 is turned off and TSM12 can be operated with normal sensitivity.




Recommended reset circuits 2






7 I²C Interface

7.1 IRBIAS Implementation




The R_{IB} is only charged in making the I2C internal clock and should be implemented as above figure. The smaller R_{IB} will increase the I2C internal clock frequency and current consumption (Refer to the following consumption curve).



I2C Block operation current consumption curve






I2C clock frequency curve

7.2 **Start & stop condition**


- **◀** Start Condition (S)
- **◀** Stop Condition (P)





7.3 **Data validity**

The SDA should be stable when the SCL is high and the SDA can be changed when the SCL is low.




7.4 Byte format

The byte structure is composed with 8Bit data and an acknowledge signal.

7.5 Acknowledge

It is a check bit whether the receiver gets the data from the transmitter without error or not. The receiver will write '0' when it received the data successfully and '1' if not.





7.6 First byte

7.6.1 Slave Address


It is the first byte from the start condition. It is used to access the slave device.

TSM12 Chip Address: 7bit

ID_SEL	Address
GND	0xD0
VDD	0xF0

7.6.2 R/W

The direction of data is decided by the bit and it follows the address data.






7.7 Transferring data

7.7.1 Write operation


The byte sequence is as follows:

- 1. The first byte gives the device address plus the direction bit (R/W = 0).
- 2. The second byte contains the internal address of the first register to be accessed.
- 3. The next byte is written in the internal register. Following bytes are written in successive internal registers.
- 4. The transfer lasts until stop conditions are encountered.
- The ANSG08 acknowledges every byte transfer.




7.7.2 Read operation

The address of the first register to read is programmed in a write operation without data, and terminated by the stop condition. Then, another start is followed by the device address and R/W= 1. All following bytes are now data to be read at successive positions starting from the initial address.



7.7.3 Read/Write Operation







I²C write and read operations in normal mode

The following figure represents the I²C normal mode write and read registers.

■ Wri	Write register 0x00 to 0x01 with data AA and BB									
Start	Device Address 0x48	ACK	Register Address 0x00	ACK	Data AA	ACK	Data BB	ACK	Stop	
Read re	egister 0x00 and	0x01								
Start	Device Address 0x48	ACK	Register Address 0x00	ACK	Stop					
Start	Device Address 0x49	ACK	Data Read AA	ACK	Data Read BB	ACK	Stop			
	From Master to Slave From Slave to Master									



8 TSM12 control register list

- ◀ Note: The unused bits (defined as reserved) in I℃ registers must be kept to zero.
- Note: The bit0 and bit1 of CTRL2 register must be written by 0b11 after power on during an initialize phase. (Refer to the chapter 9. initialize flow)
- ◀ Note: HS (High Sensitivity) / MS (Middle Sensitivity) / LS (Low Sensitivity)
- ◀ Note: Low Output (light touch) / Middle Output (middle touch) / High Output (hard touch)

8.1 I²C Register Map

Name	Addr	Reset Value		Bit name of each bytes							
Ivaille	· (Hex)		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Sensitivity1	02h	1011 1011	Ch2HL		Ch2M		Ch1HL		Ch1M		
Sensitivity2	03h	1011 1011	Ch4HL		Ch4M		Ch3HL		Ch3M		
Sensitivity3	04h	1011 1011	Ch6HL		Ch6M		Ch5HL		Ch5M		
Sensitivity4	05h	1011 1011	Ch8HL		Ch8M		Ch7HL		Ch7M		
Sensitivity5	06h	1011 1011	Ch10HL		Ch10M		Ch9HL		Ch9M		
Sensitivity6	07h	1011 1011	Ch12HL		Ch12M		Ch11HL	Ch11M			
CTRL1	08h	0010 0010	MS	FI	FTC II			RTC			
CTRL2	09h	0000 01XX	0	0	0	0	SRST	SLEEP	1	1	
Ref_rst1	0Ah	1111 1110	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	
Ref_rst2	0Bh	0000 1111	0	0	0	0	Ch12	Ch11	Ch10	Ch9	
Ch_hold1	0Ch	1111 1110	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	
Ch_hold2	0Dh	0000 1111	0	0	0	0	Ch12	Ch11	Ch10	Ch9	
Cal_hold1	0Eh	0000 0000	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	
Cal_hold2	0Fh	0000 0000	0	0	0	0	Ch12	Ch11	Ch10	Ch9	
Output1	10h	0000 0000	OU	TT4 OUT		TT3	OUT2		OU	JT1	
Output2	11h	0000 0000	OU	JT8	OU	Т7	OU	JT6	OUT5		
Output3	12h	0000 0000	OU	T12	OU	Т11	OU	T10	JO	JT9	





8.2 Details

8.2.1 Sensitivity Control Register

Type: R/W

Address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
02h	Sensitivity1	Ch2HL		Ch2M		Ch1HL		Ch1M	
03h	Sensitivity2	Ch4HL		Ch4M		Ch3HL		Ch3M	_
04h	Sensitivity3	Ch6HL		Ch6M		Ch5HL		Ch5M	
05h	Sensitivity4	Ch8HL		Ch8M		Ch7HL		Ch7M	_
06h	Sensitivity5	Ch10HL		Ch10M		Ch9HL		Ch9M	
07h	Sensitivity6	Ch12HL		Ch12M		Ch11HL		Ch11M	

Description

The sensitivity of channel 1 ~ channel 12 are adjustable by Sensitivity1 ~ Sensitivity6 register. ChxM[2:0] allows various middle sensitivity and also the high and low sensitivities are decided with ChxHL.

Bit name	Reset value	Function					
ChxM[2:0]	011	Middle sensitivity	↓ 100: 1.50% ↓ 101: 2.05% ↓ 110: 2.55% ↓ 111: 3.55%				
		High and Low sensitivity selection for cha	innels 1				
ChxHL	1	Low Sensitivity	Low Sensitivity				



General Control Register1 8.2.2

Type: R/W

Address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
08h	CTRL1	MS	FTC[1:0]		ILC	[1:0]		RTC[2:0]	

Description

The calibration speed just after power on reset is very high during the time which is defined by FTC[1:0] to have a good adoption against unstable external environment.

Bit name	Reset value	Function
MS	0	Mode Selection 0: auto alternate (fast/slow) mode 1: fast mode
FTC[1:0]	01	First Touch Control 00: 19*16 ⁴ * 1-Period (ms) 01: 37*16*1-Period (ms) 10: 56*16*1-Period (ms) 11: 74*16*1-Period (ms)
ILC[1:0]	00	Interrupt Level Control 00: Interrupt is on middle or high output. 01: Interrupt is on low or middle or high output. 10: Interrupt is on middle or high output. 11: Interrupt is on high output.
RTC[2:0]	011	Response Time Control Response period = RTC[2:0] + 2

8.2.3 **General Control Register 2**

Type: R/W

Address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
09h	CTRL2	0	0	0	0	SRST	SLEEP	1	1

Description

All the digital blocks except analog and I2C block are reset when SRST is set. The SLEEP function allows getting very low current consumption when it is set. But the response time will be longer than normal operation. The bit0 and bit1 must be written with 0b'11 by host MCU.

Bit name	Reset value	Function
SRST	0	Software Reset 0: Disable Software Reset 1: Enable Software Reset
SLEEP	1	Sleep Mode Enable 0: Disable Sleep Mode 1: Enable Sleep Mode
Bit[1:0]	XX	These bits must be written by 0b'11 during a system initialize phase. (refer to the chapter 9 "initialize flow example")

 $^{^{4}\,}$ The number, 16 is the time control constant value





Channel Reference Reset Control Register

Type: R/W

Address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0Ah	Ref_rst1	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1
0Bh	Ref_rst2	0	0	0	0	Ch12	Ch11	Ch10	Ch9

Description

The reference value of each channel will be renewing when Chx is set.

Bit name	Reset value	Function
Ch1	0	Disable reference reset Enable reference reset
Ch2 ~ Ch12	1	0: Disable reference reset 1: Enable reference reset

Channel Sensing Control Register 8.2.5

Type: R/W

Address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0Ch	Ch_hold1	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1
0D	Ch_hold2	0	0	0	0	Ch12	Ch11	Ch10	Ch9

Description

The operation of each channel is independently available to control. A channel doesn't be worked and the calibration is paused when it is set.

Bit name	Reset value	Function
Ch1	0	Enable operation (sensing + calibration) Hold operation (No sensing + Stop calibration)
Ch2 ~ Ch12	1	0: Enable operation (sensing + calibration) 1: Hold operation (No sensing + Stop calibration)

Channel Calibration Control Register 8.2.6

Type: R/W

Address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0Eh	Cal_hold1	Ch8	Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1
0Fh	Cal_hold2	0	0	0	0	Ch12	Ch11	Ch10	Ch9

Description

The calibration of each channel is independently available to control. Each channel is working even if a bit is set.

Bit name	Reset value	Function
Ch1 ~ Ch12	0	Enable reference calibration (sensing + calibration) Disable reference calibration (sensing + No calibration)





8.2.7 Output Register

Type: R

Address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
10h	output1	OUT4[1:0]		OUT3[1:0]		OUT2[1:0]		OUT1[1:0]		
11h	output2	OUT8	OUT8[1:0]		OUT7[1:0]		OUT6[1:0]		OUT5[1:0]	
12h	output3	OUT12[1:0]		OUT11[1:0]		OUT10[1:0]		OUT9[1:0]		

Description


The each channel output of TSM12 is compressed with 2 bits. It has 3 level output information that is low, middle and high.

Bit name	Reset value	Function
OUT1[1:0] ~ OUT12[1:0]	00	Output of channels 00: No output 01: low output 10: middle output 11: high output





9 Recommended TSM12 Initialize Flow (Example)








10 Recommended Circuit Diagram

10.1 Application Example in clean power environment




TSM12 Application Example Circuit (Clean power environment)

- ✓ In PCB layout, R_B should not be placed on touch pattern. If not, C_B has to be connected. The R_B pattern should be routed as short as possible.
- ✓ The CS patterns also should be routed as short as possible and the width of line might be about 0.25mm.
- ✓ The capacitor that is between VDD and GND is an obligation. It should be located as close as possible from TSM12.
- ✓ The CS pattern routing should be formed by bottom metal (opposite metal of touch PAD).
- ✓ The empty space of PCB must be filled with GND pattern to strengthen GND pattern and to prevent external noise from interfere with sensing frequency.
- ✓ The TSM12 is reset if RST Pin is high. (See 6.5 Reset implementation chapter)
- ✓ The TSM12 is working with single output mode if the SYNC/OPT pin is high and it will be in multi output mode when it's low. The resistor which is connected with GND should be connected with SYNC pin when the application is required over two TSM12 devices (Multi output mode).

에이디반도체



10.2 Application Example in noisy environment



TSM12 Application Example Circuit (Noisy environment)


- ✓ The VDD periodic voltage ripple over 50mV and the ripple frequency is lower than 10 kHz can cause wrong sensitivity calibration. To prevent above problem, power (VDD, GND) line of touch circuit should be separated from other circuit. Especially LED driver power line or digital switching circuit power line certainly should be treated to be separated from touch circuit.
- ✓ The smaller R_B is recommended in noisy environments.






10.3 Example - Power Line Split Strategy PCB Layout

A. Not split power Line (Bad power line design)




- ✓ The The noise that is generated by AC load or relay can be loaded at 5V power line.
- ✓ A big inductance might be appeared in case of the connection line between main board and display board is too long, moreover the voltage ripple could be generated by LED (LCD) display driver at VDD (5V).

B. Split power Line (One 5V regulator used) - Recommended



C. Split power Line (Separated 5V regulator used) – Strongly recommended








11 MECHANICAL DRAWING


Mechanical Drawing of TSM12M (32 MLF)





12 MARKING DESCRIPTION

12.1 Marking Description of TSM12M (32 MLF)







N	\cap	TE	٦.

LIFE SUPPORT POLICY

AD SEMICONDUCTOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF AD SEMICONDUCTOR CORPORATION

The ADS logo is a registered trademark of ADSemiconductor

© 2006 ADSemiconductor – All Rights Reserved

www.adsemicon.com www.adsemicon.co.kr

